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Abstract—Ambipolar carbon nanotube based field-effect tran-
sistors (AP-CNFETs) exhibit unique electrical characteristics,
such as tri-state operation and bi-directionality, enabling systems
with complex and reconfigurable computing. In this paper, AP-
CNFETs are used to design a mixed-signal machine learn-
ing (ML) classifier. The classifier is designed in SPICE with
feature size of 15 nm and operates at 250 MHz. The system
is demonstrated based on MNIST digit dataset, yielding 90%
accuracy and no accuracy degradation as compared with the
classification of this dataset in Python. The system also exhibits
lower power consumption and smaller physical size as compared
with the state-of-the-art CMOS and memristor based mixed-
signal classifiers.
Index Terms— Ambipolar carbon nanotube, mixed-signal,
machine learning, logistic classifier, low area.
I. INTRODUCTION
POWER consumption and physical size of integrated circuits(ICs) is an increasing concern in many emerging ML
applications, such as, autonomous vehicles, security systems,
and Internet of Things (IoT). Existing state-of-the-art archi-
tectures for digital classification, are highly accurate and can
provide high throughput [1]. These classifiers, however, exhibit
high power consumption and occupy a relatively large area
to accommodate complex ML models. Alternatively, mixed-
signal classifiers have been demonstrated to exhibit orders of
magnitude reduction in power and area as compared to digital
classifiers with prediction accuracy approaching the accuracy
of digital classifiers [2]–[9]. While significant advances have
been made at the ML circuit and architecture levels (e.g.,
in-SRAM processing [2], comparator based computing [3],
and switched-capacitor neurons [4]), the lack of robust, ML-
specific transistors is a primary concern in ML training and
inference with all conventional CMOS technologies. To effi-
ciently increase the density and power efficiency of modern
ML ICs while enabling complex computing, emerging tech-
nologies should be considered.
While the non-volatility of memristors has proven quite
attractive for storing the weights required for feature-weight
multiplication [10]–[13], field-effect transistors provide several
advantages over memristors for ML. First, transistors provide
a broader range of linear tuning of resistance, thereby better
matching ML models. Second, transistors are not subject to
the deleterious aging that deteriorates memristor behavior
over time. Finally, the connectivity between feature-weight
Fig. 1. Forward-transfer characteristics (bottom gate voltage varies
from -80 V to 80 V) evolution of a BP FET measured at Vsd =100 mV
in logarithmic scale with increasing Cs2CO3 thickness from 0 to
1.5 nm [14].
multiplication layers requires electrical signal gain, which
cannot be provided by memristors; transistors can be used
for such interlayer connections, thereby enabling a monolithic
integrated circuit that can be fabricated efficiently. Of particu-
lar interest for on-chip classification are ambipolar devices.
Owing to unique electrical characteristics, as described in
Section II, ambipolar devices are expected to provide efficient
on-chip training and inference solutions and reduce design and
routing complexity of ML circuits.
A carbon nanotube ambipolar device has been reported
as a potential candidate for controllable ambipolar devices
because of its satisfying carrier mobility and its symmetric
and good subthreshold ambipolar electrical performance [15].
Based on the dual-gate CNT device’s electrical performance,
a library of static ambipolar CNT dual-gate devices based
on generalized NOR-NAND-AOI-OAI primitives, which ef-
ficiently implements XOR-based functions, has been reported,
indicating a performance improvement of ×7, a 57% reduction
in power consumption, and a ×20 improvement in energy-
delay product over the CMOS library [16].
Besides CNTs, some 2D semiconductors such as MoS2,
WS2, WSe2 and black phosphorus (BP) are also reported
as ambipolar semiconductors at room temperature. Surface
transfer doping and using different source and drain contact
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2metal are reported as two effective way to modulate its
ambipolar characteristics to move the subthreshold curve’s
symmetric point to Vbottomgate = 0 and reduce the difference
between the n-branch and p-branch saturation current. Fig.
1 indicates that undoped multiplayer BP FETs’ saturation
current and mobility in the n-branch are much lower than
that of the p-branch. However, Cs2CO3 layers deposited over
BP serve as an efficient n-type surface dopant to improve the
electron transport in the BP devices, thereby inducing either
a more balanced ambipolar or even-transport-dominated FET
behavior [14]. Also, by using Ni as the source metal and Pd
as the drain contact, the experimental transfer characteristics
curve of a multilayer WSe2 FET indicates this configuration
allows for ambipolar characteristics with both the electron and
hole conduction current levels being similar [17].
Existing results exploit the switching characteristics of the
AP-CNFETs for enhancing digital circuits [16], [18]. In this
work, we repurpose the AP-CNFET device for neuromorphic
computing. Owing to the dual gate structure, AP-CNFET
significantly increases the overall density of analog ML ICs,
simplifies routing, and reduces power consumption. To the best
of the authors knowledge, the AP-CNFET based ML frame-
work is the first to demonstrate a multiplication-accumulation
(MAC) operation with single-device-single-wire configuration.
Note that in CMOS classifiers at least two sensing lines are
required to separately accumulate results of multiplication
with positive and negative weights. Furthermore, additional
circuitry is required to process the signals from the individual
sensing lines into a final prediction. Alternatively, in memristor
based classifiers, a crossbar architecture is typically used with
a single sensing line per class. With this configuration, only
positive (or negative) feature weights are, however, utilized.
Thus, additional non-linear thresholding circuits are required
for extracting the final decision.
The rest of the paper is organized as follows. The device
background and electrical characteristics of AP-CNFET device
are presented in Section II. The proposed scheme for utilizing
AP-CNFETs for on-chip classification is described in Section
III. The classifier is evaluated based on classification of
commonly used Modified National Institute of Standards and
Technology (MNIST) dataset, as explained in Section IV.
Finally, the paper is concluded in Section V.
II. BACKGROUND
A. AP-CNFET Device
Depending on the gate voltage, an ambipolar device allows
both electrons and holes to flow from source to drain because
of its narrow Schottky barrier width, as small as a couple of
nanometers, between metal contacts and the channel [15]. Fig.
2 shows the schematic of a top-bottom dual-gate ambipolar
device. In contrast to a normal single-gate-control transistor,
the bottom gate plays an important role in determining the
type of majority carrier and on current. This dual-gate device’s
electrical characteristic can be understood by the schematic
band diagrams shown in Fig. 3. For a sufficiently negative
(positive) bottom gate voltage, the Schottky barrier is thinned
enough to allow for holes (electrons) tunneling from the source
Fig. 2. Schematic of a top-bottom dual-gate ambipolar device.
Fig. 3. Schematic band diagrams of a dual-gate for bottom gate
voltage < 0 and > 0. The solid and dashed lines at the middle
region show how the top gate voltage switches the operating state by
allowing or stopping the current flow [15].
contact into the channel to the drain. By tuning the top gate
voltage more positive (negative) to alter the barrier height for
carrier transport across the channel, the top gate can switch
between the ON and OFF operating states.
B. Electrical Characteristics of the AP-CNFET
As compared with a conventional MOSFET, an AP-
CNFETs exhibits two unique characteristics as explained
below.
Tri-State Operation. Due to ambipolarity of an AP-
CNFET, the majority carriers in the device can be either
electrons or holes, depending upon the gate biases. The same
device can, therefore, operate as n-type (majority carriers are
electrons) or p-type (majority carriers are holes) FET. The I-V
characteristics (i.e., drain current ID versus top gate voltage
VTG and bottom gate voltage VBG) of a single AP-CNFET
are shown in Fig. 4, exhibiting p-type (red), n-type (blue),
and OFF (gray) operational regions. In typical mixed-signal
ML classifiers, positive and negative classification decisions
are separately accumulated on the individual sensing lines [2],
[5], [6], [19]. Thus, at least two wires are required for a single
MAC operation. Alternatively, with the proposed structure,
the unique tri-state operation of AP-CNFETs is leveraged for
merging the sensing lines, significantly reducing the routing
complexity and area overhead, as described in Section III.
Bi-directionality. Another unique characteristic, is the bi-
directionality of the device [20], [21]. The drain and source
3Fig. 4. IV-characteristics of the AP-CNFETs.
terminals are determined based on the potential difference
across the device. The terminals with higher and lower
potentials act as, respectively, the drain and source nodes.
Exploiting the bi-directionality of the AP-CNFETs, highly
reconfigurable systems can be targeted. One approach is
using bi-directionality for on-chip training, where the current
direction within the individual AP-CNFETs is adjusted during
each training iteration. By interchanging the drain and source
terminals, similar current values yet in opposite directions can
be generated, giving rise to fundamentally new, efficient, and
reconfigurable implementation of ML algorithms.
III. LEVERAGING AP-CNFET FOR MACHINE
LEARNING CLASSIFICATION
In this section, AP-CNFET based ML classification is
demonstrated. The ML background is provided in Section
III-A. The circuit level operation principles are explained in
Section III-B.
A. ML Background
Owing to its dual gate structure and electrical properties,
AP-CNFET is a natural choice for embedded AI. The supe-
riority of the AP-CNFET based learning over the traditional
approaches is demonstrated in this paper based on the linear
ML classification problem. Linear predictors are commonly
preferred for on-chip classification due to their simplicity,
satisfactory performance in categorizing linearly separable
data, and low design complexity and hardware costs. Note
that the proposed scheme is robust and can be utilized with
more complex systems, such as non-linear ML classifiers and
deep neural networks. With a multivariate linear classifier,
the system response Z is an accumulated dot product of
N input features x = (x1, x2, ..., xN ) and model weights
w = (w1, w2, ..., wN ),
Z =
N∑
i=1
wi · xi, Z ∈ R. (1)
Logistic regression (LR) algorithm is utilized in this paper
to train the classifier based on gradient descent algorithm
[22]. The model weights, w, are determined during supervised
training by minimizing the prediction error between the system
response, Z, and labeled training dataset. In inference, the
probability threshold is used for predicting system response to
unseen input data, exhibiting a simple on-chip implementation,
yˆ = sign(Z) = sign(
∑N
i=1 wi · xi) =
{
1, Z ≥ Zth
−1, Z < Zth. (2)
The described logistic regressor with the probability thresh-
old of Zth = 0 is referred to as logistic classifier. The accuracy
of the proposed logistic classifier is evaluated as the percentage
of all the correct predictions out of the total number of the
unseen test data points.
B. Design of AP-CNFET Classifier
The overall schematics of the classifier is shown in Fig.
5. The circuit is designed to perform a N -feature binary
classification. A single sensing line is used for storing the
classification results produced by N AP-CNFETs attached
to the line. The top and bottom gates of the transistors are
connected to, respectively, the corresponding features and fea-
ture weights. Consequently the current through each transistor
is proportional to the feature-weight product. The tri-state
attribute of the AP-CNFETs is exploited to encode the sign
of the individual products, facilitating the accumulation of the
multiplication results on a single sensing line. To encode the
sign, the individual AP-CNFETs are biased as either p-type
(for wi > 0) or n-type (for wi < 0) states. As a result, a
certain amount of charge, as determined by the feature-weight
product, is injected into (by p-type) or removed from (by n-
type) the sensing line. To enable the tri-state operation, each
device is connected between the common sensing line and
either the VDD (p-type) or ground (n-type) supply.
The circuit operates in two stages: precharge and classifi-
cation. During the precharge state, the sensing line is charged
to VDD/2 and transistors are gated with appropriate top gate
biases (i.e., VDD for p-type and ground for n-type). During
classification, the transistors are biased with their correspond-
ing feature and feature weight values. As a result, the line
is further charged (with p-type FETs) or discharged (with n-
type FETs). Depending on the signs of the individual feature-
4Fig. 5. The overall schematics of the proposed N -dimensional, binary
classifier. The top and bottom gates of the AP-CNFETs are connected
to, respectively, the corresponding features, xi, and feature weights,
wi. To encode the weight sign, the individual AP-CNFETs are biased
as either p-type (wi > 0) or n-type (wi < 0) states. The circuit
operates in two stages: precharge and classification (see the red VSW
waveform). During the precharge state, the sensing line is charged to
VDD/2. The classification decision is made during the classification
phase based on the line voltage level as compared to VDD/2 (see
the blue Vsen waveform). The final decision between two classes is
made based on the output of the buffers chain (see the black Vvote
waveform).
weight products, the sensing line accumulates or dissipates a
certain amount of charge, saturating at, respectively, higher
(> VDD/2) or lower (< VDD/2) voltage Vsen. Consequently,
the classification decision is determined as,
yˆ =
{
+1, Vsen > VDD/2
−1, Vsen < VDD/2. (3)
To extract the final decision, a non-inverting buffer is
connected to the sensing line, as shown in Fig. 5. For
Vsen > VDD/2, the output of the sensing line is forced to
Vvote = VDD. The line is forced to Vvote = 0 for Vsen <
VDD/2. Note that using a single sensing line eliminates a
conventional classification stage where the voltage on the
positive and negative sensing lines is compared to determine
the final binary classification result. The proposed circuit
is also more resilient to process, voltage, and temperature
(PVT) variations as compared with state-of-the-art mixed-
signal classifiers, since it only uses inverters to extract the
final decision. Alternatively, in state-of-the-art classifiers (e.g.,
[2], [3]), comparators, are utilized to extract the final decision.
The correct operation of such comparators highly relies on
symmetry of the circuit, exhibiting significant offset under
PVT variations. To mitigate the sensitivity to PVT variations,
additional compensating rows are utilized in the existing ML
classifiers. [2]. The small power consumption and area of these
ML classifiers is, therefore, traded off for higher classification
accuracy.
Linearity of the individual AP-CNFETS is critical for
correct classification of the input features. Albeit the semi-
linear dependence of output current on the gate biases across
the full voltage range of operation (see Fig. 4), AP-CNFET
exhibits no degradation in classification accuracy as compared
to classification accuracy in Python, as presented in Section
IV. Alternatively, utilization of the wide bias region allows
for quantization of features and feature weights with larger
quantization step, increasing the resilience of the circuit to
PVT variations. In this paper, five-bit resolution is considered
for quantizing features and feature weights with a 40 mV step
size. To quantize the features and feature weights, resistive
voltage dividers are used. While feature weight connections
are set to fixed values, multiplexer (MUX) units are used to
update the features within each classification period. Note that
to support reconfigurable feature weights, memory units (for
storing the weights) along with multiplexer units (for selecting
the desired weights) can be utilized. While power overhead is
negligible with this approach, the overall area is expected to
be increased by a factor of four.
IV. SYSTEM DEMONSTRATION AND RESULTS
The classifier is designed in SPICE and evaluated based on a
commonly used MNIST dataset. The dataset and preprocessing
steps are described in Section IV-A. The overall system and
SPICE simulation results are presented in Section. IV-B.
A. Dataset and Preprocessing Steps
MNIST is a large dataset of digit images commonly used
for evaluating the effectiveness of ML ICs. MNIST contains
images of 70,000 handwritten digits, ranging between 0 and
9. Each digit comprises 784 (28 × 28) image pixels. The
default training and test datasets comprise, respectively, 60,000
and 10,000 digits. Out of the 60,000 training observations,
45,000 and 15,000 are used for, respectively, the training and
validation of the proposed system.
One versus one classification scheme [23], is used to
discriminate the 10-class MNIST dataset. A K-class, one
versus one classifier is designed with K(K − 1)/2 binary
classifiers for pairwise discrimination of the digits. Each
binary classifier votes for a single class and the class with
highest number of votes is selected as the final classification
decision. Utilizing the full set of features (i.e., 784 features),
accuracy of 94% can be achieved on MNIST test set with
10(10 − 1)/2 = 45 binary logistic classifiers. Alternatively,
5Fig. 6. An example of MNIST digit image. Out of the total 784
features, 720 features are dumped during the downsampling stage.
The selected 64 (8 × 8) features are shown by red squares.
Fig. 7. The selected number of features for each binary classifier (i.e.,
i-j classifier).
a subset of the 784 features (i.e., 23 features on average)
is used in this paper, trading off the performance (less than
4.6% accuracy degradation) for power and area efficiency
(×(784/23) = ×34 less transistors). The subset of features
is selected in a two-step approach: downsampling and feature
selection. First, the features are uniformly downsampled from
28 × 28 pixels to 8 × 8 pixels, as shown in Fig. 6. The
downsampling of features significantly reduces the required
hardware resources (e.g., 12 times less transistors is required)
in exchange for 2.8% accuracy degradation. A greedy feature
selection algorithm, sequential backward selection (SBS) [24],
is used to select those most informative features (out of the
remaining 64 features) for each binary classifier. As a result,
the 8 × 8 features are reduced on average to 23 features
per digit. Note that the number of selected features varies
among the MNIST digits. For example, the digits 3 and 4
tend to look much more alike than the digits 0 and 1. Thus,
significantly more features is selected for the 3-vs-4 binary
classifier (44 features) than for the 0-vs-1 binary classifier (6
features). Comparing with other well-known feature selection
Fig. 8. A schematic diagram of the proposed AP-CNFET based 10-
class classifier. An array of 64× 45 AP-CNFETs is used to perform
the feature-weight products. The transistors biased in n-type and p-
type regions are shown by, respectively, the blues and red circles.
The transistors that have been removed as a result of SBS feature
reduction are shown by white circles.
algorithms (e.g., Fisher information [25]), SBS is determined
to select the most informative features. Alternatively, SBS is an
iterative greedy algorithm and is computationally expensive.
For example, completing SBS on the original feature set of
28× 28 pixels requires 306,936 training iterations and 72 day
(as extrapolated on shorter runs) on Intel Core i7-7700 CPU.
Alternatively, with downsampled feature space only 2,016
training iterations which are completed within three hours on
Intel Core i7-7700 CPU. The preferred set of features for each
binary classifier is shown in Fig. 7, exhibiting an average of
23 features per classifier.
B. System Demonstration and Simulation Results
The schematic representation of the overall system is shown
in Fig. 8, comprising of AP-CNFET array to perform feature-
weight products, voltage dividers to provide quantized features
and feature weights, and buffers to extract the individual votes
of each binary classifier. The proposed system comprises 45
binary classifiers with a total of 1,021 AP-CNFETs utilized for
the feature-weight products (shown by red and blue circles
in Fig. 8). The product results are accumulated within the
45 sensing lines (one for each binary classifier). The system
occupies 3.8µm2 as estimated based on transistor count and
6Fig. 9. Ten consecutive classifications of digits in MNIST dataset, as extracted based on SPICE simulations. For each classification, the
height of the bars corresponds to the number of votes collected to each class. Note that total number of votes is 45 and equals to the total
number of binary classifiers. Within a single classification period, the ith class, can get up to nine votes.
consumes 295 pJ energy per digit classification. Accuracy of
90% is observed in SPICE on test set of 10,000 unseen
digits, as compared with the theoretical classification accuracy
of 90% obtained on the low resolution data set in Python.
The confusion matrices obtained with Python and SPICE
for the 10,000-digit test set are shown in Fig. 10. Note the
similarities of the decisions extracted by SPICE and Python.
The classifier is designed to operate at 250 MHz, producing a
single digit classification per cycle. The extracted votes and
resultant decisions are shown in Fig. 9 for ten consecutive
classifications, as extracted from SPICE. Each binary classifier
votes for a single class. Thus, the total number of votes
equals to the number of binary classifiers. Final decision is
made based on the class with highest number of votes within
each classification period, as shown in the Fig. 9. Note the
similarity of the incorrectly classified images (‘4’ and ‘2’) to
the predicted labels (‘6’ and ‘8’, respectively).
Performance characteristics are listed in Table I for the
proposed system along with the existing state-of-the-art con-
ventional CMOS and emerging device memristor based clas-
sifiers [3], [13]. For fair comparison, total current per de-
cision (energy divided by supply voltage) and the system
area normalized by squared form factor are also shown in
Table I. The total current per decision with the proposed
classifier is approximately 5.4 times lower as compared with
state-of-the-art MOSFET approaches. Similarly, area savings
range between ×15 and ×859 as compared to, respectively,
MOSFET and memristor based classifiers, as shown in Table
I. Alternatively, the proposed classifier exhibits only 2% lower
accuracy as compared with the artificial neural network (ANN)
based classifiers in [13].
Fig. 10. Confusion matrices obtained by classifying MNIST in, (a)
Python, and (b) SPICE.
V. CONCLUSIONS
Increasing the device density and power efficiency has
become challenging as the conventional CMOS scaling ap-
proaches its physical limits. Alternatively, emerging devices,
such as AP-CNFETs are inherently intelligent. The seamless
mapping of the AI logic primitives onto AP-CNFET increases
by orders of magnitude the embedded AI per transistor.
To the best of the authors knowledge, the proposed system
is the first to demonstrate ML classification with a single
sensing line. To evaluate the system, a multi-class logistic
classifier is designed in SPICE and demonstrated on MNIST
dataset. The classifier uses 1,021 AP-CNFETs (×17 reduction
in the transistor count as compared with state-of-the-art CMOS
based classifiers [2], [3]) and generates predictions at 250
MHz. The system exhibits 295 pJ energy consumption and
occupies 3.8µm2 as estimated based on the transistor count in
SPICE. With the proposed configuration, the reduced MNIST
7TABLE I: System characteristics of the proposed and a state-of-the-
art CMOS and memristor based ML classifier.
[13] [3] Current work
Device Memristor MOSFET AP-CNFET
Dataset MNIST MNIST MNIST
Technology 180 nm 130 nm 15 nm
Algorithm ANN Ada-boost LR
Accuracy 92% 90% 90%
Offset from the ideal
accuracy -1% 0% 0%
Number of features 784 48 64
Supply voltage 1 V 1.2 V 3 V
Speed 3.33 KHz 1.3 MHz 250 MHz
C
os
ts
Energy 24µJ∗ 543 pJ 295 pJ∗∗
Total current per decision 24µA·sec 453 pA·sec 98 pA·sec
Area 8,364µm2 246,792µm2 3.8µm2∗∗
Normalized area 0.26µm2/nm2 14.6µm2/nm2 0.017µm2/nm2
∗ extrapolated based on the numbers reported in [13] for a network with
four input neurons and ten output neurons.
∗∗ overhead reported for MAC array. Note that the overheads of the system
is dominated by MAC array.
dataset is classified with no reduction in the overall prediction
accuracy as compared with the theoretical Python results.
Theoretical bounds on classification accuracy are a strong
function of the classification algorithm. In this paper, linear
classification is demonstrated as a proof of concept of AP-
CNFET based AI. The theoretical accuracy with linear clas-
sifiers is however limited to 94% using the default dataset of
all the 784 MNIST features [26]. Higher accuracy (> 98%)
can be achieved with more complex algorithms, such as
non-linear support vector machines (SVM) and deep neural
networks (DNNs). Similar to linear classifiers, the operation
of these complex network is dominated by feature-weight
multiplication and product accumulation. The proposed frame-
work is expected to significantly increase the AI density,
while reducing the power and area overheads in complex ML
networks.
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